Hp RP3440 Bedienungsanleitung Seite 27

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 210
  • Inhaltsverzeichnis
  • FEHLERBEHEBUNG
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 26
Table 1-2 Memory Array Capacities
DDR SDRAM Count, Type and TechnologySingle DIMM SizeMinimum and Maximum
Memory Size
18 x 32 MB x 4 DDR SDRAMs (128 MB)256 MB DIMM0.5 GB / 3 GB
36 x 32 MB x 4 DDR SDRAMs (128 MB)512 MB DIMM2 GB / 6 GB
36 x 64 MB x 4 DDR SDRAMs (256 MB)1024 MB DIMM4 GB / 12 GB
36 x 128 MB x 4 DDR SDRAMs (512 MB)2048 MB DIMM8 GB / 24 GB
36 x 256 MB x 4 DDR SDRAMs (1024 MB)4096 MB DIMM16 GB / 32 GB
Chip Spare Functionality
Chip spare enables an entire DDR SDRAM chip on a DIMM to be bypassed in the event that a
multi-bit error is detected on the DDR SDRAM. In order to use the chip spare functionality on
the server, only DIMMs built with ×4 DDR SDRAM parts are used, and these DIMMs must be
loaded in quads.
The memory subsystem design supports the I/O ASIC chip’s spare functionality. Chip spare
enables an entire SDRAM chip on a DIMM to be bypassed or replaced in the event that a multi-bit
error is detected on that SDRAM. In order to use the chip spare functionality, only DIMMs built
with x4 SDRAM parts are used, and these DIMMs must be loaded in quads (2 DIMMs per memory
cell, loaded in the same location in each memory cell). Each DIMM within a quad must be identical
to all the other DIMMs in the quad.
Using the DIMM loading order figure from above, chip spare is achieved if four identical DIMMs
are loaded in the slots labeled “1st” and “2nd.” If more DIMMs are added, they must be loaded
in quads in order to maintain the chip spare functionality. If more DIMMs are added to the
example case, four identical DIMMs (identical to each other, but can be different from the original
quad that was loaded) must be loaded in the slots labeled “3rd” and “4th.”
Maximum memory capability of the HP 9000 rp3440 server is 24 GB or 32 GB. If 4 GB DIMMs
are used, install eight DIMMs in the first eight slots. The remaining slots (9-12) must remain
empty when 4 GB DIMMs are used.
Serial Presence Detect
Each DIMM contains an I
2
C EEPROM whose content describes the module’s characteristics:
speed, technology, revision, vendor, and so on. This feature is called serial presence detect (SPD).
Firmware typically uses this information to detect unmatched pairs of DIMMs, and configure
certain memory subsystem parameters. The SPD information for DIMMs loaded in the system
are also accessible to the BMC through the I
2
C bus.
I/O Bus Interface
The I/O bus interface has these features:
Provides industry standard PCI 33 MHz and 66 MHz, PCI-X 66 MHz to 133 MHz, 32 or 64
data bit support.
Uses 3.3V PCI only, and it does not support 5V PCI.
Optimizes for DMA performance.
Supports 3.3V or universal-keyed PCI cards. 5V-keyed PCI cards are not supported.
Processor Dependent Hardware Controller
The Processor Dependent Hardware (PDH) controller provides the following features.
Detailed Server Description 27
Seitenansicht 26
1 2 ... 22 23 24 25 26 27 28 29 30 31 32 ... 209 210

Kommentare zu diesen Handbüchern

Keine Kommentare